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Comprehensive design procedure for Racetrack
Microinductors
Jaime López López, Member, IEEE, Pablo Zumel, Member, IEEE, Seamus O’Driscoll,
Zoran Pavlovic, Ruaidhri Murphy, Cian O’Mathuna, Fellow, IEEE, and Cristina Fernandez, Member, IEEE
Abstract—Present needs in efficiency and integration are driv-
ing research towards the miniaturization of power converters.
Among the latest components to achieve the desired degree of
integration are cored micro-inductors and they are still one of the
hardest devices to optimize, due to the high number of freedom
degrees in their fabrication. In this paper, a comprehensive design
procedure for these micro-inductors is presented. The proposed
method makes it possible to design the optimal device in a single
iteration. It also allows the designer to easily ascertain the limits
of the inductor in terms of handled current and losses and
provides valuable physical insight on the output of the process.
Index Terms—PwrSoC, inductor-on-silicon, microinductor, in-
tegrated power, thin-film, race-track, planar BEOL, magnetics-
on-silicon
I. INTRODUCTION
The optimization and miniaturization of power converters
has been steadily ramping for many years. Although air-
cored microinductors allow a reasonably high efficiency, a
very large area is needed if the inductance exceeds a few
nH, bringing down power density [1]. In the aim for the fully
integrated Power-Supply-on-Chip (PwrSoC), micro-fabricated
cored inductors have risen as one of the preferred choices [2].
Thanks to the new manufacturing technologies, that allow full
control of every geometric parameter, micro-inductors make it
possible to achieve inductance densities of up to more than a
hundred nanohenries per square millimeter while maintaining
a high efficiency [3], [4].
There are many structures available when designing a
microinductor [5]. One of the most developed choices is the
racetrack inductor, which consists of a copper conductor spiral,
in two sections and surrounded by a magnetic core, as shown
in Fig. 1. This geometry makes all the flux in the core travel
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along the hard anisotropy axis [6], reducing core losses [7],
while easing the manufacture of the device [8].
Although the advantages of microinductors are clear, they
come with the added difficulty of design complexity, derived
from the high number of freedom degrees. In this regard, the
design procedures are still not well developed [9], and so, new
designs are mostly done by the comparison of thousands of
possible parameter combinations, selected by multi-objective
optimization methods, as in [8] and [10]. Whilst these methods
allow the design of the optimum inductor, the amount of data
needed makes it hard to integrate the process in the design of
the whole power converter.
This paper presents the complete design procedure to find
the optimum device in a single iteration, allowing an easy
integration of inductor and converter optimization. It also gives
the designer a broad insight on the limits of the technology,
determined by the lowest achievable loss, the highest satura-
tion current and the maximum allowed temperature increase.
The rest of the paper is organized as follows: Section II
presents the equations needed to model the inductor; Section
III states the problem and the need for the new design
procedure; in Section IV, three new models for inductance
calculation are proposed; Section V details the procedure to
design the optimum device; Section VI validates the proposed
procedure and, in Section VII, the main conclusions extracted
from the process are presented.
II. MICRO-INDUCTOR MODEL
The physical model of the micro-inductor is depicted in
Fig. 1. As shown in the picture, the racetrack inductor is a
stretched circular spiral, where the magnetic core wraps the
straight parts of the conductors. A detail of the cross-section
of the inductor is also depicted in the picture, with a close-up
view of the rectangular section of the conductor.
To determine the inductor dimensions, it is very helpful
to consider the device form factor DFF , a parameter that
relates the length Dl and the width Dw of the inductor (2).
If this parameter is close to one, the component is almost a
round spiral inductor with no magnetic core. On the other
hand, as the form factor increases, the inductor becomes more
elongated, and therefore the contribution of the magnetic core
and the straight section of the tracks becomes more significant.
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Fig. 1. Physical model of the racetrack inductor
In this section, the equations that model the inductance and
losses of this racetrack are presented.
A. Inductance equations
Using the inductance models presented in [7], [10], [11],
[12] and [13], the total inductance L of the device can be
calculated as the sum of four terms (3): the inductance due
to the presence of the core Lcore, calculated as the squared
number of turns N divided by the reluctance of the core (4);
the inductance of the spirals outside the core Lspiral (5); the
self inductance of the straight wires under the core Lw,self
(6); and the mutual inductances of the straight wires under
the core Lw,mutual (7).
L = Lcore + Lspiral + Lw,self + Lw,mutual (3)
Lcore = 2


















































lmag = 2(Cw +Wt + ti+ bi) (8)
δ = do − din (9)
δ′ = do + din (10)
Fig. 2 shows the accumulated contribution of each induc-
tance term relative to the total inductance, versus the device
form factor. Two scenarios are shown: a thin core (Ct = 1 µm)
with a low number of turns (N = 2); and a thick core
(Ct = 5 µm) with a relatively high number of turns (N = 5).
For a fixed DFF , the thicker the core, the higher the impact
of Lcore, since the volume of magnetic material increases. The
number of turns also has a major impact on Lcore, since it is
squared in equation (4).
As can be seen, the impact of Lspiral reduces as DFF
increases, since the contribution of the spirals lowers with
respect to that of the core and the straight wires. At low DFF
values, Lspiral becomes important and can even be the main
inductance driver when the length of the spiral is greater than
that of the straight wire tracks.
For every form factor, the mutual inductance represents a
very small amount of the inductance.
Once the device has an elongated shape, DFF > 3, which
is usually the case [7], the impact of every inductance term
remains almost constant. The analysis of this term distribution
is key for the new inductance models that are going to be
proposed in Section IV.
Fig. 2. Inductance terms distribution
B. Losses equations
Total loss, P , can also be divided in four terms (11), as
described in [7]: DC loss in the wire, Pw,DC (12); AC loss in
the wire, Pw,AC (13); hysteresis loss in the core, Pc,hyst (14);
and eddy current loss in the core, Pc,eddy (15).
P = Pw,DC + Pw,AC + Pc,hyst + Pc,eddy (11)
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RAC,k · I2k,rms (13)





















lcu = N (2Cl + π (Cs + Cw)) (17)
∆Bpp =
µ0 · µr ·N · Ik,peak
Cw +Dh
(18)
















2 · (Cw +Dh)
(22)
where subscript k represents the k′th harmonic of the wave.
Wire AC loss, Pw,AC , usually has a small weight in the total
loss calculation, and proximity effect is usually not significant
at the frequencies of operation (10’s of MHz) due to the
spacing between conductors [14]. Thus, a good approximation
for RAC is the 1-D Dowell method, which provides a good
trade off between accuracy and complexity [8]:



















µ0 · π · k · fsw
(26)
If this approximation does not suffice, the ones presented
in [15] and [16], with increasing complexity, can be used.
Fig. 3 shows the contribution of each loss term relative
to the total loss versus the device form factor, for the same
design parameters that are going to be used later in the design
example and a fixed N of 2. For this comparison among the
loss terms, DArea and N are fixed and Ct takes the value
needed to maintain a constant specified inductance (Ls) of
14.4 nH for every DFF .
As can be seen, the main loss drivers are Pw,DC and Pc,eddy .
Pc,eddy dominates when DFF is low, since the device has very
short tracks and most of the inductance comes through having
a thicker core and more material, which increases core loss. In
contrast, Pw,DC dominates for high DFF values, where the
tracks are much longer and provide much more inductance,
reducing the need of core material but increasing wire loss.
Although Pw,AC and Pc,hyst usually represent a small
amount of the total loss, there is no loss term that is the
most or the least relevant for every DFF value, so every loss
contributor has to be taken into account.
The diamonds in Fig. 3 are the results from FEA simu-
lations. As can be seen, simulations and calculations are in
excellent agreement for form factors (DFF ) higher than 2.2.
For lower DFF , the power loss due to eddy currents increases
due to the edge effect, which is not considered in the analytic
model. The high accuracy of the model for aspect ratios of
the magnetic core higher than 2 was already described in [7].
Nevertheless, it is important to highlight that for such low
factor forms, the racetrack geometry is not so interesting, and
a coreless inductor would be an acceptable option.
Fig. 3. Loss terms distribution
III. PROBLEM STATEMENT
In general, the inductor specifications from the designer’s
point of view are inductance, L, power loss, P , operating
frequency, fsw, rms and peak current through the device (Irms
and Ipeak respectively) and maximum area that the device can
occupy, DArea,max. To build the optimum device with these
specifications and using the previously presented model, the
designer needs to obtain the best combination of number of
turns N , core thickness Ct, wire thickness Wt, turn width Ww,
and the remaining dimensions shown in Fig. 1.
As shown in equations (3) to (26), inductance L and power
loss P depend on many physical parameters, making the
number of possible designs, for a given specification, very
high. The most common approach to solve the issue is to
find the optimum device using numerical methods, iterating
through every possible parameter combination [9], [17].
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This optimization process yields the best design from the
formulation of cost functions. However, it has some disad-
vantages, with loss of physical insight being one of them.
Consequently, it becomes difficult to compare the achieved
optimum design with other designs that are similar but not
considered optimum, and which may present other advantages,
difficult to formulate in a cost function, such as a decrease
in the manufacturing complexity [18]. An added drawback
of the numerical approach comes from the complexity of the
equations and the amount of data generated by solving them
for every parameter combination. Both aspects are time and
resource consuming, making it hard to include the design of
the microinductor in the optimization procedure of the whole
power converter.
To overcome the problems of the amount of data generated
(related to the number of variables) and the lack of physical
insight (due to the numerical method), a new procedure for the
design of racetrack microinductors is proposed in this paper.
To increase power density, these inductors can be built
on top of the rest of the power converter (semiconductors,
capacitors and control circuit) [19], [20]. Thus, the maximum
allowable area is fixed for a given design. Additionally, as
already studied in [10], the largest area always yields the
lowest losses, so the selected device area, DArea, can be set
to that maximum value, DArea,max.
To increase power density even further, other geometrical
parameters (namely Ws, Cws, Cs, bi, and ti) can be set to the
minimum values allowed by the manufacturing technology,
while wire thickness Wt, can be set to its maximum value to
minimize DC resistance. Doing so, the design variables can
be reduced to only three: number of turns N , core thickness
Ct and device form factor DFF .
In (27-34), presented in Table I, the geometrical parameters
required to compute the inductor model are expressed as a
function of the three design variables N , Ct and DFF , and
the fixed geometrical parameters DArea, Wt, Ws, Cws, Cs,
bi, and ti.
The minimum wire width (Ww,min) may be limited by
the technology, but there is also a minimum width not to
exceed the maximum specified temperature increase ∆T (35)
[7]. And, for a given area, the shape of the device, defined
by its form factor (DFF ), can take any value from 1 (same
length as width) to the maximum DFF,max (37), (an elongated
device with Dl as big as possible and the smallest Dw). This
minimum device width (Dw,min), where only one turn of
wire can be fitted while maintaining Ct set to its maximum
(Ct,max), can be calculated using (36).
The definition of the design constants, along with the values
used in the next examples, are presented in Table II.
In this paper the design problem is stated as follows: given
the specifications in terms of inductance Ls, DC value and
current ripple, IDC and I1st,peak respectively (only the 1st
harmonic is considered), frequency of the current ripple fsw,
and maximum device area DArea, find the combination of
number of turns N , core thickness Ct and form factor DFF
that yields the optimum design.
TABLE I
MAIN PHYSICAL RELATIONSHIPS
Design variables (unknowns) N , Ct, DFF













do = Dw − 2Cws − 2Ct (30)
din = Cs + 2Cws + 2Ct (31)
Cl = Dl − do = Dl −Dw + 2Cws + 2Ct (32)
Dh = 2Ct +Wt + ti+ bi (33)
Ww =





















Ws Wire-to-wire spacing 15 µm
Cws Core-to-wire spacing 15 µm
Cs Core-to-core spacing 250 µm
Wt Wire thickness 15 µm
Ct Core thickness 0.25 - 5 µm
bi Bottom insulator thickness 10 µm
ti Top insulator thickness 65 µm
Core material Ni45Fe55
Bsat Saturation flux density 1.4 T
µ0 Vacuum permeability 4π · 10−7
µr Relative permeability of the core 280
Khyst Steinmetz K factor 300
β Steinmetz β factor 1.73
ρcore Core resistivity 0.45·10−6 Ω·m
ε0 Permittivity of free space 8.85·10−12 F/m
εr Relative permittivity of the insulator 4.5
ρcu Copper resistivity 1.72·10−8 Ω·m
µcu Relative permeability of the copper 1
∆T Allowed inductor temperature rise 80 K
kW k factor for Minimum Wire Width 0.048
bW b factor for Minimum Wire Width 0.44
cW c factor for Minimum Wire Width 1
IDC DC current 0.29 A
fsw Frequency 150 MHz
I1st,peak Peak value of current’s first harmonic 0.1 A
DArea Device Area 0.813 mm2
Ls Specified inductance 14.4 nH
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IV. PROPOSED MODELS
The inductor model described in sections II and III contains
nonlinear relationships between the design variables (N , Ct
and DFF ) that are difficult to manage in terms of having a
straightforward approach to analysing the influence of every
design variable.
In this section, three simplified models, with linear relation-
ships between the design variables, are proposed to establish
the design procedure.
A. Model 1
In (3), both Lw,self and Lw,mutual contain a natural log-
arithm where N and Ct are present in both numerator and
denominator, making them transcendental functions, which
can not be easily solved. Since Lw,self and Lw,mutual are
usually the less significant inductance terms [7], in this first
approach they are omitted, so the inductance can be calculated
by means of (38).
L1 = Lcore + Lspiral (38)
Because of the simplicity of this model, it is possible to
calculate the number of turns as a function of DFF and Ct


















L1 equals Lcore + Lspiral so its accuracy is lower for low
values of N and high values of DFF . The lowest accuracy of
L1, for the example shown in Fig. 2 (N = 2, Ct = 1µm) is
only of 64%.
This model can serve as a good initial approximation to cal-
culate the number of turns, but may yield a considerable error
depending on the relative impact of Lw,self and Lw,mutual.
Since their values are not taken into account to achieve a
specified inductance Ls, they have to be compensated with
additional Lcore and Lspiral. This results in a predicted
number of turns N1, equal to or higher than the the required
N , considering the complete model.
B. Model 2
The model can be improved in a second step by also
including Lw,self . However, this expression includes a natural
logarithm containing Ct and N . To overcome this incon-
venience, Lw,self can now be made dependent only on Ct
by substituting N1 (39) for N in (6). This way, a better
approximation for inductance can be derived as:
L2 = Lcore + Lspiral + Lw,self |N=N1 (40)
L2 is very close to Lcore + Lspiral + Lw,self . As shown
in Fig. 2, that sum of inductances make up for up to 95% of
total inductance if N and Ct are at their highest, even for the
highest DFF . Also notice that since N1 ≥ N , Lw,self |N=N1
is always going to be equal to or higher than Lw,self , so the
absence of Lw,mutual in the model is partially compensated.
With this model, N can be more accurately calculated to
achieve the specified inductance Ls, by means of (41).
N2(Ct, DFF ) =
−bN +
√





































cN = −Ls (44)
This model allows the calculation of the required number of
turns N , for a particular core thickness Ct. However, it does
not allow calculation of the core thickness Ct for a given
number of turns N and form factor DFF .
C. Model 3
In this approach, some physical approximations can be made
to reduce the complexity of the equations by getting rid of
some terms that may be neglected.
• To approximate Lcore: if the core thickness is much
lower than the core length (Ct << Cl), (32) can be
approximated by (45) and the inductance due to the core
can then be approximated as (46).
Cl(Ct, DFF ) ≈ Cl3(DFF ) = Dl −Dw + 2Cws (45)
Lcore,3 =
2N2 · µ0 · µr · Ct · (Dl −Dw + 2Cws)
lmag
(46)
• To approximate Lspiral: If the core thickness is much
lower than the outer diameter of the spiral (Ct << do)
and also lower than the internal diameter of the spiral
(Ct << din), (30), (31), (9) and (10) can be approxi-
mated by (47), (48), (49) and (50) respectively. Thus, the
inductance of the spiral can be calculated by means of
(51).
do ≈ do3 = Dw − 2Cws (47)
din ≈ din3 = Cs + 2Cws (48)
δ ≈ δ3 = Dw − 4Cws − Cs (49)

















• To approximate Lw,self : if Ct << 0.5 · N · Ww and
Ct << Cl, (34) can be approximated by (52), and the
self inductance of the straight wires can be calculated
using (53).
Ww ≈Ww3 =
Cw − (N − 1)Ws − 2Cws
N
(52)
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Lw,self,3 =















• To approximate Lw,mutual: taking the previous assump-
tions, Ww can be substituted by Ww3 and Cl by Cl3 in
(7). By doing so, the mutual inductance of the straight

















Taking into account all the previous approximations, a new
model to calculate the inductance L3 is introduced (55).
L3 = Lcore,3 + Lspiral,3 + Lw,self,3 + Lw,mutual,3 (55)
Since Ct is not inside a natural logarithm anymore, it can
be found, to achieve a specified inductance Ls, by means of
(56).
Ct,3(N,DFF ) =
Cw +Wt + bi+ ti
N2 µ0 µr (2Cws +Dl −Dw)
·
· (Ls − Lspiral,3 − Lw,self,3 − Lw,mutual,3)
(56)
L3, is very close to L (Lcore + Lspiral + Lw,self +
Lw,mutual), but with some geometric approximations. Since
Ct is omitted in some calculations, the predicted inductance
is slightly smaller than L. This last model has the advantage
of providing a way to calculate the needed core thickness Ct
for any DFF and N , with a very high degree of accuracy.
D. Discussion of the models
As a conclusion, the combination of the three proposed
simplified models allows for easy expressions that can relate
the three design variables: number of turns N , core thickness
Ct and device form factor DFF .
However, when using a simplified model, there is always a
trade-off between accuracy and complexity. An example of the
error in the inductance predicted by every model compared to
the complete model, for N = 2 and Ct = 2.62µm, is shown
in Fig. 4. The diamonds in this figure are the total inductance
obtained from FEA simulations normalized with respect to L.
These results are in good agreements with the calculations,
with a difference always below ±2%.
The error incurred by using Model 1 makes it unsuited to
be used as an approximation for L, and so, it is only used
as a needed step to estimate Lw,self in Model 2. Model 2
shows an acceptable error, similar to the difference between
Lcore+Lspiral+Lw,self and L (composed by Lcore+Lspiral+
Lw,self + Lw,mutual) in Fig. 2 and is used to calculate N .
Model 3, which takes into account every inductance term,
presents a very small error, and is used to calculate Ct with a
high precision. These errors result always in the overestimation
of DFF , N or Ct to compensate the absence of Lw,mutual in
Model 2 and the geometric approximations in Model 3.
Fig. 4. Inductance predicted by every model
This error when calculating inductance implies the designed
device is not the one that exactly meets specifications, but
a close one (in terms of the selection of DFF , N and
Ct). As stated before, for every DFF , there would be an
overestimation of N and/or Ct when using any of the models.
The overestimation of N means the wire will be longer and
thinner than needed, increasing wire loses (Pw,DC and Pw,AC)
and the overestimation of Ct means there will be more core
material than is really needed, increasing core losses (Pc,hyst
and Pc,eddy).
To analyse the impact of the models on the losses, a different
test has been conducted. For instance, for Model 1 and a
given DFF , the number of turns N1 was calculated by means
of (39) and the core thickness was adjusted by an iterative
approach to determine the core thickness Ct,1 required to
obtained L1 = 14.4nH . The resulting number of turns N1 and
core thickness Ct,1 have been used to calculate the total loss
using the complete model P (N1, Ct,1). A similar procedure
was used to calculate the number of turns and core thickness
for models 2 and 3 and compute their total loss.
The results are depicted in Fig. 5, which represents the
comparison of the loss achieved with the different models
compared to the complete model. As explained before, the
FEA results (shown as diamonds in the figure) match with high
accuracy the losses for DFF higher than 2.2, with a difference
within ±2.5%. However, this accuracy depends on the design
of the component itself due to the relative contribution of the
eddy loss compared to other losses, as depicted in Fig. 3. In
this particular example, the maximum deviation of the loss is
30% for the worst case. In that case the core is very short and
the edge effect plays an important role. Moreover, the number
of turns is low and eddy losses are dominant. In other designs
with higher number of turns, the losses due to the wire could
make the relative contribution of the eddy loss less important,
and thus the accuracy of the model would increase.
As can be seen in Fig. 5, the overestimation of N and/or
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Fig. 5. Loss predicted by every model
Ct when using Model 1 results in a device with losses
P (N1, Ct,1) much higher than P (N,Ct) (up to 28% increase
for this particular example) which, again, makes it unsuited
for the design. Ct(N1) has been calculated iteratively using
expression (38). On the other hand, the increase in losses due
to the use of Model 2, needed to calculate N , is considered
acceptable in exchange for the reduction in complexity (less
than 6% increase for this particular example). Model 3,
which is used to finely adjust the value of Ct to meet the
specifications, presents a very small error, as it does when
calculating inductance.
The small difference between the losses predicted by Model
3, and the ones calculated using the model without any
approximation, ensures the designed device is very close to
the optimum one.
V. DESIGN PROCEDURE
In this section, a new design procedure, using the models
presented in the section IV, is detailed. The flowchart for the
proposed procedure is shown in Fig. 6 and, to illustrate the
process, an example of the output of every step, using the
values provided in Table II, is shown in figures 7 to 10.
A. Step 1: Check feasibility of the solution
The maximum possible inductance is achieved by using
the maximum amount of core material (Ct) while fitting the
maximum number of turns (N ).
The upper limit of the number of turns (Nul) that can fit in
the device, depends on the minimum wire width (Ww,min) and
the maximum core thickness Ct,max (57). Notice that, since
the number of turns has to be discrete, Nul is rounded down.
Nul(DFF ) = floor
(




Nul is different for every device form factor. For a given
area, and the values provided in Table II, the upper limit for
Fig. 6. Flowchart of the inductor optimization procedure
Fig. 7. Upper limit for the number of turns (Nul)
the number of turns for any possible form factor is shown in
Fig. 7.
Once the limit for the number of turns is known, N can be
substituted by Nul in equations (3) to (7) and the maximum
achievable inductance (Lmax) can be calculated as:
Lmax = L|N=Nul,Ct=Ct,max (58)
For the values provided in Table II, the maximum achievable
inductance for any possible form factor is shown in Fig. 8. The
sawtooth shape of the curve derives from rounding down of the
number of turns shown in Fig. 7. Since N has a major impact
on inductance value (equations (3) - (10)), the DFF values
where there is a change on the maximum number of turns
show a very pronounced difference in achievable inductance.
This highlights the big impact that very small differences in
geometry (DFF ) can have when designing a microinductor.
If the specified inductance value (purple line in Fig. 8) is
lower than the maximum inductance (blue line), the value is
achievable for the valid form factors (DFF ). Otherwise, the
design should be stopped at this point and the specifications
should be revised.
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Fig. 8. Maximum achievable inductance (Lmax)
B. Step 2: Valid number of turns
Next, the values that the number of turns can take to provide
the specified inductance are found. In this step, Models 2 and
3 are used.
To obtain the minimum needed number of turns to achieve
a specified inductance (Nmin), Ct can be substituted by its
maximum value, Ct,max in (41).
Nmin = ceil(N2|Ct=Ct,max) (59)
For the maximum number of turns (Nmax), 3 conditions
have to be met.
• The specified inductance is achieved.
The maximum number of turns to achieve a given in-
ductance can be obtained substituting Ct by Ct,min in
(41):
Nmax,L = N2|Ct=Ct,min (60)
• The maximum temperature increase is not reached.
To ensure the temperature stays within its allowed range,
Ww has to be higher than Ww,min, which translates into:
Nmax,T =
Cw +Ws − 2Cws
Ww,min +Ws
(61)
• The device will not saturate at maximum current.
The maximum current to avoid saturating the core can be
calculated as:
Isat = Bsat
2(Cw + 2Ct +Wt + bi+ ti)
µ0µrN
(62)
Isat can be made dependent only on N by assuming
Ct << (Cw +Wt + bi+ ti), as done in Model 3:
Isat,3 = Bsat
2(Cw +Wt + bi+ ti)
µ0µrN
(63)
The maximum N that avoids saturation is then calculated
as:
Nmax,B = Bsat
2(Cw +Wt + bi+ ti)
µ0µr (IDC+Ik,peak)
(64)
The maximum number of turns that ensures the three
conditions are met is calculated as the lowest of the three
maximum limits:
Nmax = floor(min(Nmax,L, Nmax,T , Nmax,B)) (65)
Once the maximum and minimum values are known, the
selected N will always be between them:
Nmin 6 N 6 Nmax (66)
For the values provided in Table II, the valid numbers of
turns are shown in Fig. 9. Any value between or on the yellow
and blue lines, is a valid number of turns for a given form
factor.
Fig. 9. Boundaries for the number of turns (N )
C. Step 3: Optimum device
Once the valid number of turns for every DFF is known, the
optimum device can be found. This procedure can be adapted
to the use of any cost function, as long as it can be expressed as
functions of DFF , N and Ct. In the present example, the cost
functions are total loss and device volume and the optimum
device is defined as that with the minimum loss.
Total loss can be approximated using (67) by substituting
Ct by Ct,3 in (11) and thus making it dependant only on N
and DFF .
P3(N,DFF ) = P |Ct=Ct,3 (67)








Since the DFF range for every number of turns is limited,
being a local minimum does not suffice to be an absolute
minimum and the value at the boundaries (minimum and
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maximum DFF values for every number of turns) has also
to be checked. Thus, the combination of N and DFF that
yields the optimum device is defined as that which provides
the total minimum power loss:
{Nopt, DFFopt} = {N,DFF } |P3=min(P3) (70)
For the values provided in Table II and the valid numbers of
turns previously calculated (Fig. 9), the resulting total losses
are shown in Fig. 10. The optimum device, resulting from the
previous calculation, is highlighted with a yellow diamond.
Fig. 10. Losses (P3) for every number of turns (N )
Once the optimum N and DFF are known, the only
remaining design variable, Ct, can be calculated using (71).
Ct,opt = Ct,3(Nopt, DFFopt) (71)
After this last step, every physical parameter is known:
• Ws, Cws, Cs, bi, and ti are set to their minimum values
to increase power density.
• Wt and DArea are set to their maximum to reduce losses.
• DFF , N and Ct have their optimum values, given by the
presented design procedure.
The calculation of the remaining parameters shown in
Fig. 1 is straightforward using equations (27)-(34) and so,
every physical dimension is known and the optimum device
can be built.
Even though the design could stop at this point, the previous
figures shown in this section highlight one of the advantages
of the presented procedure over the traditional numerical
approximation: the physical insight on the design. The two
most important conclusions extracted from those figures are:
• As can be seen in figures 7 to 10, there are very big
differences in the designed device when there is a change
in the number of turns (shown as steps or discontinuities
in the graphs). So, even if the area and shape of the
inductor were in principle to be imposed by the rest of
the circuit, slight modifications in that area could yield
big improvements for the inductor by enabling a wider
range of number of turns.
• As shown in Fig. 10, even though there is only one
optimum device, there can be designs that, with only a
slight decrease in performance, could be more interesting
from the manufacturing point of view, for example by
reducing the number of turns (and making them wider
and more immune to process variability) or reducing core
thickness (Ct) (reducing processing time and cost).
VI. VALIDATION OF THE DESIGN PROCEDURE
The proposed procedure has been compared to a numerical
approach based on the calculation of all possible inductor de-
signs taking into account all the combinations of the physical
parameters (summarized in Table II). The resulting 300,000
designs are shown in Fig. 11 as blue dots. Superimposed on
them there are two diamonds: the optimum device given by
the numerical approximation, in purple, and the one given
by the proposed procedure, in yellow (corresponding to the
one shown in Fig. 10). The proposed procedure achieves a
near optimal design while dramatically reducing the amount
of processed data.
Fig. 11. Numerical results and optimum devices
The main parameters of the output designs obtained by
the numerical approximation and the proposed procedure are
shown in Table III. The detailed comparison of both designs is
shown in Fig. 12 (inductance) and Fig. 13 (losses). As shown,
the designs obtained by calculating thousand of possible
parameter combinations using the complete inductance and
loss models and the one resulting from a single iteration of
the proposed design procedure are almost the same. Both have
the same N , there is less than a 1% deviation in Ct and DFF
and in inductance and loss.
As stated before, the difference in the calculations is due to a
small overestimation of DFF or Ct, which results in an excess
of core material. This excess yields an inductance slightly
higher than specified (Fig. 12) as well as slightly higher losses
Authorized licensed use limited to: UNIVERSITY COLLEGE CORK. Downloaded on July 13,2021 at 07:20:07 UTC from IEEE Xplore.  Restrictions apply. 
2168-6777 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2021.3094631, IEEE Journal
of Emerging and Selected Topics in Power Electronics
(Fig. 13). Since this error is always an overestimation, it can
be partially compensated by reducing the value of Ct or DFF
given by the proposed model.
TABLE III
OPTIMUM DEVICE PARAMETERS
N Ct (µm) DFF L (nH) P (mW)
Numerical approach 2 2.04 2.347 14.4 15.9
Proposed procedure 2 2.06 2.347 14.52 16
Difference - +0.98% 0% +0.9% +0.6%
Fig. 12. Optimum devices inductance comparison
Fig. 13. Optimum devices losses comparison
Finally, to experimentally verify the accuracy of the an-
alytical equations and the proposed models, a manufactured
device has been modeled using Ansys Maxwell 3D as well
as measured in the laboratory. Due to fabrication purposes,
instead of manufacturing the optimized device in terms of
losses (Table III), the choice was to use less core material with
a reduced form factor. This device corresponds to the one with
the lowest loss for N = 3 (Fig. 10), which has Ct = 1.647µm
and DFF = 1.53. The fabricated microinductor is a coupled
inductor with an additional winding, as shown in Fig. 14. This
additional winding is not considered in our models. However,
it has been used for the calculation of core losses in large-
signal tests [21]. Voltage and current were measured using
voltage probes and a sense capacitor, with the phase correction
method described in [22], producing excitation signals in
accordance to the specified DC and AC current through the
device [23], shown in Table II. The used equipment are: three
Tektronix TAP1500 voltage probes (1.5GHz), a Tektronix
MD03104 mixed domain oscilloscope (5GS/s, 1GHz) and an
Applied Research 25A250A power amplifier.
These measurements were used to calculate core losses. To
separate between hysteresis and eddy current losses in the core,
large signal measurements were done in a frequency range.
Steinmetz parameters can be obtained from a low frequency
measurement, where hysteresis losses are dominant.
The permeability value (µr) was initially measured on
blanket magnetic material and was further adjusted to be con-
sistent with inductance measurements of fabricated devices.
The accuracy of the presented method is related to the material
parameters in Table II, since they are essential to calculate the
inductance and the losses.
The experimental measurements (with open secondary
winding) and the finite element analysis (FEA) results are
compared with our best design for N = 3 in Table IV. As
can be seen, the values given by the analytical equations and
the proposed model are in very good agreement with both
measurements and FEA results, with the only discrepancy of
eddy loss (Pc,eddy), which may be due to the unconsidered
open winding. These results validate our proposal.
Fig. 14. Top view of the fabricated microinductor
VII. CONCLUSION
This paper presents a complete procedure for the design of
a racetrack microinductor. In contrast to previously presented
numerical approaches, it avoids the need to calculate for every
parameter combination in order to design the optimum device.
Additionally, the proposed process ensures critical design
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TABLE IV
MEASUREMENTS AND FINITE ELEMENTS MODEL OF THE FABRICATED










best design 14.3 13 1.8 1.6
Measurem. 14.4 13.7 1.8 4.2
FEA 14.5 12.6 1.2 1.2
requirements are met, the inductance value is achievable and
the temperature rise will be kept below the specified value.
The new procedure is based on three proposed models
for inductance calculation, which reduce the complexity of
the equations and allows a simpler relationship between the
design variables. This translates in a big reduction in the
computation time of the design, and facilitates the integration
of the inductor design in the design of a power converter.
A relevant contribution of the proposed procedure is the
insight on the physical meaning of every step of the process,
making it possible to identify potential strengths and weak-
nesses of the employed technology. This insight allows the
designer to easily evaluate trade-offs when deciding which
inductor to make, which is a hard task when using numerical
methods. For example, slightly increasing the losses for a large
reduction in magnetic material, or slightly changing the shape
of the device for a large increase in performance.
An example of an inductor designed using the proposed
method, has been compared to the optimum design calculated
by a conventional approach, based on the analysis of all pos-
sible physical combinations. Discrepancies between the two
designs are less than 1% in inductance and losses, confirming
the accuracy of the proposed straightforward procedure.
Finally, to validate the analytical equations and the models,
a manufactured device has been measured. The theoretical re-
sults match both measurements and finite element simulations,
which ensures the suitability of the proposal.
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F. Waldron, and C. Ó Mathúna, “Integrated magnetics on silicon for
power supply in package (PSiP) and power supply on chip (PwrSoC),”
Electronic System-Integration Technology Conference (ESTC), 2010.
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